


Dual N-Channel 20V(S-S) MOSFET

GENERAL DESCRIPTION

The FMW6622DW-G is the N-Channel logic enhancement mode power field effect transistors are produced using high cell density, DMOS trench technology. This high density process is especially tailored to minimize on-state resistance. These devices are particularly suited for low voltage application such as notebook computer power management and other battery powered circuits where Low-side switching , and low in-line power loss are needed in a very small outline surface mount package.

PIN CONFIGURATION



Unless otherwise specified, tolerances: $x.xx \pm 0.05$ (mm)

$0.xx \pm 0.03$ (mm)


Ordering Information: FMW6622DW-G(Green product-Halogen free)

FEATURES

- $R_{SS}(ON) \leq 30 \text{ m}\Omega @ V_{GS}=4.5V$
- $R_{SS}(ON) \leq 32 \text{ m}\Omega @ V_{GS}=4.1V$
- $R_{SS}(ON) \leq 33 \text{ m}\Omega @ V_{GS}=4.0V$
- $R_{SS}(ON) \leq 34 \text{ m}\Omega @ V_{GS}=3.8V$
- $R_{SS}(ON) \leq 35 \text{ m}\Omega @ V_{GS}=3.7V$
- $R_{SS}(ON) \leq 38 \text{ m}\Omega @ V_{GS}=3.1V$
- $R_{SS}(ON) \leq 48 \text{ m}\Omega @ V_{GS}=2.5V$
- Low Gate Charge
- Exceptional on-resistance and maximum DC current capability
- MSL=1

APPLICATIONS

- Power Management
- DC/DC Converter
- Load Switch
- Battery Powered System



Absolute Maximum Ratings (TA=25°C Unless Otherwise Noted)

Parameter	Symbol	Maximum Ratings	Unit
Drain-Source Voltage	V _{SS}	20	V
Gate-Source Voltage	V _{GS}	±8	V
Continuous Drain Current*	I _D	T _A =25°C	6.5
		T _A =70°C	5.2
Pulsed Drain Current*	I _{DM}	26	A
Maximum Power Dissipation*	P _D	T _A =25°C	2
		T _A =70°C	1.3
Junction and Storage Temperature Range	T _J , T _{stg}	-55 to 150	°C
Thermal Resistance-Junction to Ambient *	R _{θJA}	62.5	°C/W

* Surface mounted on ceramic substrate (5000 mm² x 0.8 mm).



Dual N-Channel 20V(S-S) MOSFET

Electrical Characteristics (T_J=25°C Unless Otherwise Specified)

Symbol	Parameter	Limit	Min	Typ	Max	Unit
STATIC						
V _{(BR)SSS}	Source-Source Breakdown Voltage	V _{GS} =0V, I _S =1mA	20			V
V _{GS(th)}	Gate Threshold Voltage	V _{SS} =10V, I _S =0.16mA	0.35		1.4	V
I _{GSS}	Gate Leakage Current	V _{SS} =0V, V _{GS} =±8V			±1	μA
		V _{SS} =0V, V _{GS} =±3.8V			±0.1	
I _{SSS}	Zero Gate Voltage Source Current	V _{SS} =20V, V _{GS} =0V			1	μA
R _{SS(ON)}	Source-Source On-State Resistance ^a	V _{GS} =4.5V, I _S = 1.7A	20	23	30	mΩ
		V _{GS} =4.1V, I _S = 1.7A	20.5	24	32	
		V _{GS} =4.0V, I _S = 1.7A	20.5	24	33	
		V _{GS} =3.8V, I _S = 1.7A	21	24.5	34	
		V _{GS} =3.7V, I _S = 1.7A	21.5	25	35	
		V _{GS} =3.1V, I _S = 1.7A	24	27.5	38	
		V _{GS} =2.5V, I _S = 1.7A	25	33	48	
V _{F(S-S)}	Forward Source-Source Voltage	I _S =1.7A, V _{GS} =0V			1.2	V

Notes: a. pulse test: pulse width ≤ 300us, duty cycle ≤ 2%, Guaranteed by design, not subject to production testing.

b. Force mos reserves the right to improve or change product design, functions, reliability, qualified manufacturer without notice.


DYNAMIC						
Q _g	Total Gate Charge	V _{SS} =10V, V _{GS} =4V, I _D =4A		9.9		nC
Q _{gs}	Gate-Source Charge			3		
Q _{gd}	Gate-Drain Charge			2.6		
C _{iss}	Input Capacitance	V _{SS} =10V, V _{GS} =0V F=1MHz		697		pF
C _{oss}	Output Capacitance			70		
C _{rss}	Reverse Transfer Capacitance			41		
t _{d(on)}	Turn-On Delay Time	V _{SS} =10V, R _L =10Ω V _{GS} =4V, R _G =3.3Ω I _S =1A		200		ns
t _r	Turn-On Rise Time			367		
t _{d(off)}	Turn-Off Delay Time			1467		
t _f	Turn-Off Fall Time			831		

Notes: Switching time test circuit and waveform are based on MIL-STD-750E Measuring methods


DCC
正式發行

Typical Characteristics (T_J =25°C Noted)


On Resistance vs. Junction Temperature




On Resistance vs. Drain Current




Capacitance




On Resistance vs. Gate-to-Source Voltage



Threshold Voltage







On-Region Characteristics



DCC
正式發行

Typical Characteristics (T_J =25°C Noted)



DCC
正式發行